<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url>
    <loc>https://namaste-fpga.com/</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/python-oops-projects</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/apb-quiz</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/systemverilog-quiz</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/axi-lite-quiz</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/ats-friendly-vlsi-resume</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/systemverilog-coding</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/building-very-small-instruction-processor</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/verilog-lint-essentials</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/static-timing-analysis-sta-with-vivado-2024</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/50-days-of-verilog-rtl</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/building-sdram-controller-in-verilog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/python-fundamentals</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/python-oops-basics</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/code-coverage-essentials-with-vivado-2024</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/understanding-cocotb</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/fundamentals-of-systemverilog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/systemverilog-projects</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/uvm-fundamentals</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/uvm-projects</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/uvm-ral</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/systemverilog-functional-coverage</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/systemverilog-assertions</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/tcl-fundamentals</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/core-skills-for-different-roles</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/uart-spi-and-i2c-in-verilog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/amba-apb-in-verilog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/amba-axi-in-verilog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/code-coverage-quiz</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/clock-domain-crossing-cdc-essentials-with-vivado-2024</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/legacy-pci-expansion-bus-architecture</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/pci-express-pcie-physical-layer-foundation</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/git-for-fpga-engineer</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/cocotb-2-0-for-rtl-verification</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/prompt-engineering-for-rtl-verification-engineers</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/functional-and-timing-gls-with-vivado</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/vivado-automation-with-tcl</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/pcie-pipe</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/courses/building-ai-agents-for-fpga</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/bus-vs-communication-protocols</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/amba-apb1-to-apb4-changes</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/usage-of-txdeemph-txswing-and-txmargin-in-pcie</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/why-loopback-in-ltssm-dont-use-ts2-ordered-sets</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/pcie-pipe-implementation</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/adopting-agents-in-vivado-flow</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/when-does-apb-with-a-bridge-use-fewer-luts-than-axi4-lite</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/directives-pragmas-and-attributes-in-vivado</loc>
    <lastmod>2026-10-08T08:06:24.986Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/pcie-phy-model-in-verilog-for-pipe-dut-verification</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/how-to-choose-between-register-fifo-and-ram-for-axi-peripherals</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/vivado-dont-compile-xdc-dependencies-automatically</loc>
    <lastmod>2026-10-08T07:39:25.833Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/if-apb-and-axi4-lite-both-are-low-bandwidth-then-why-we-use-apb</loc>
    <lastmod>2026-10-08T07:25:58.659Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/shallow-vs-deep-copy-in-python-testbench-environments</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/async-vs-sync-in-cocotb-python</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/whats-new-in-namaste-fpga-v6-a-complete-walkthrough</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/vivados-rtl-linter-whats-still-missing-in-2026</loc>
    <lastmod>2026-10-05T09:52:10.774Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/scope-in-systemverilog-and-uvm-and-role-of-ref</loc>
    <lastmod>2026-10-05T09:54:00.386Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/divergence-convergence-and-reconvergence-in-cdc</loc>
    <lastmod>2026-10-05T09:51:47.553Z</lastmod>
  </url>
  <url>
    <loc>https://namaste-fpga.com/blog/surprise-rewards-coming-for-namaste-fpga-learners</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/4</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/5</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/7</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/6</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/2</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/3</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/9</loc>
  </url>
  <url>
    <loc>https://namaste-fpga.com/tracks/10</loc>
  </url>
</urlset>
