https://namaste-fpga.com/courses/python-oops-projects/trailer https://vz-3fbe80ac-b74.b-cdn.net/7cda33f9-9597-4c02-9b2d-72f2a5b279fe/thumbnail.jpg Python OOPs Projects – Course trailer Watch the course trailer for Python OOPs Projects. Verify RTL with reusable Python OOP testbench projects. https://iframe.mediadelivery.net/embed/661410/7cda33f9-9597-4c02-9b2d-72f2a5b279fe?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/7cda33f9-9597-4c02-9b2d-72f2a5b279fe/play_720p.mp4 359 2026-09-19T08:12:05.770Z no https://namaste-fpga.com/courses/ats-friendly-vlsi-resume/trailer https://vz-3fbe80ac-b74.b-cdn.net/7c2560b5-875e-4a05-8dcc-395ef4c0ad83/thumbnail.jpg ATS-Friendly VLSI Resume – Course trailer Watch the course trailer for ATS-Friendly VLSI Resume. Build an ATS-friendly resume for VLSI engineering roles. https://iframe.mediadelivery.net/embed/661410/7c2560b5-875e-4a05-8dcc-395ef4c0ad83?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/7c2560b5-875e-4a05-8dcc-395ef4c0ad83/play_720p.mp4 480 2026-09-19T08:12:56.445Z no https://namaste-fpga.com/courses/building-very-small-instruction-processor/trailer https://vz-3fbe80ac-b74.b-cdn.net/7a0a4ecc-dbce-49af-8715-fbeaba8b167b/thumbnail.jpg Building Very Small Instruction Processor – Course trailer Watch the course trailer for Building Very Small Instruction Processor. Build a custom Verilog processor with the VSIP architecture. https://iframe.mediadelivery.net/embed/661410/7a0a4ecc-dbce-49af-8715-fbeaba8b167b?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/7a0a4ecc-dbce-49af-8715-fbeaba8b167b/play_720p.mp4 545 2026-09-19T08:11:54.346Z no https://namaste-fpga.com/courses/verilog-lint-essentials/trailer https://vz-3fbe80ac-b74.b-cdn.net/25d843ab-90d4-43ce-816b-2d630cb0c615/thumbnail.jpg Verilog Lint Essentials – Course trailer Watch the course trailer for Verilog Lint Essentials. Improve Verilog RTL quality with practical linting rules. https://iframe.mediadelivery.net/embed/661410/25d843ab-90d4-43ce-816b-2d630cb0c615?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/25d843ab-90d4-43ce-816b-2d630cb0c615/play_720p.mp4 58 2026-09-19T08:11:49.426Z no https://namaste-fpga.com/courses/static-timing-analysis-sta-with-vivado-2024/trailer https://vz-3fbe80ac-b74.b-cdn.net/38c76d65-27ec-4334-a718-df163c8a12a5/thumbnail.jpg Static Timing Analysis(STA) with Vivado 2024 – Course trailer Watch the course trailer for Static Timing Analysis(STA) with Vivado 2024. Analyze setup, hold, and timing constraints in Vivado. https://iframe.mediadelivery.net/embed/661410/38c76d65-27ec-4334-a718-df163c8a12a5?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/38c76d65-27ec-4334-a718-df163c8a12a5/play_720p.mp4 115 2026-09-19T08:12:42.024Z no https://namaste-fpga.com/courses/50-days-of-verilog-rtl/trailer https://vz-3fbe80ac-b74.b-cdn.net/913a11b1-267a-49bb-b161-5dbbb903c969/thumbnail.jpg 50 Days of Verilog RTL – Course trailer Watch the course trailer for 50 Days of Verilog RTL. Build Verilog RTL skills through 50 practical design topics. https://iframe.mediadelivery.net/embed/661410/913a11b1-267a-49bb-b161-5dbbb903c969?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/913a11b1-267a-49bb-b161-5dbbb903c969/play_720p.mp4 219 2026-09-19T08:10:59.171Z no https://namaste-fpga.com/courses/building-sdram-controller-in-verilog/trailer https://vz-3fbe80ac-b74.b-cdn.net/83aef6ba-4221-4900-8070-067afa9ad45a/thumbnail.jpg Building SDRAM controller in Verilog – Course trailer Watch the course trailer for Building SDRAM controller in Verilog. Build and verify an SDRAM controller in Verilog. https://iframe.mediadelivery.net/embed/661410/83aef6ba-4221-4900-8070-067afa9ad45a?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/83aef6ba-4221-4900-8070-067afa9ad45a/play_720p.mp4 328 2026-09-19T08:12:39.684Z no https://namaste-fpga.com/courses/python-fundamentals/trailer https://vz-3fbe80ac-b74.b-cdn.net/7f7c5fee-bd71-4796-a3fc-cef580f536c0/thumbnail.jpg Python Fundamentals – Course trailer Watch the course trailer for Python Fundamentals. Learn Python fundamentals for VLSI and RTL verification. https://iframe.mediadelivery.net/embed/661410/7f7c5fee-bd71-4796-a3fc-cef580f536c0?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/7f7c5fee-bd71-4796-a3fc-cef580f536c0/play_720p.mp4 88 2026-09-19T08:11:55.856Z no https://namaste-fpga.com/courses/python-oops-basics/trailer https://vz-3fbe80ac-b74.b-cdn.net/820448ca-3654-4dbe-a9c1-851507e9e8df/thumbnail.jpg Python OOPs Basics – Course trailer Watch the course trailer for Python OOPs Basics. Build reusable RTL verification components with Python OOP. https://iframe.mediadelivery.net/embed/661410/820448ca-3654-4dbe-a9c1-851507e9e8df?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/820448ca-3654-4dbe-a9c1-851507e9e8df/play_720p.mp4 179 2026-09-19T08:11:57.188Z no https://namaste-fpga.com/courses/code-coverage-essentials-with-vivado-2024/trailer https://vz-3fbe80ac-b74.b-cdn.net/69a71726-f489-43a1-81f2-fc647b9be6b3/thumbnail.jpg Code Coverage essentials with Vivado 2024 – Course trailer Watch the course trailer for Code Coverage essentials with Vivado 2024. Measure RTL code coverage and close gaps in Vivado. https://iframe.mediadelivery.net/embed/661410/69a71726-f489-43a1-81f2-fc647b9be6b3?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/69a71726-f489-43a1-81f2-fc647b9be6b3/play_720p.mp4 185 2026-09-19T08:11:27.077Z no https://namaste-fpga.com/courses/understanding-cocotb/trailer https://vz-3fbe80ac-b74.b-cdn.net/dbf6ac11-1e4b-4469-9633-c45169ede659/thumbnail.jpg Understanding COCOTB – Course trailer Watch the course trailer for Understanding COCOTB. Verify RTL with legacy cocotb 1.x Python testbenches. https://iframe.mediadelivery.net/embed/661410/dbf6ac11-1e4b-4469-9633-c45169ede659?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/dbf6ac11-1e4b-4469-9633-c45169ede659/play_720p.mp4 309 2026-09-19T08:11:20.778Z no https://namaste-fpga.com/courses/fundamentals-of-systemverilog/trailer https://vz-3fbe80ac-b74.b-cdn.net/2a3bc1ec-7a26-4182-a25e-ad0d82528500/thumbnail.jpg Fundamentals of SystemVerilog – Course trailer Watch the course trailer for Fundamentals of SystemVerilog. Build SystemVerilog skills for layered RTL testbenches. https://iframe.mediadelivery.net/embed/661410/2a3bc1ec-7a26-4182-a25e-ad0d82528500?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/2a3bc1ec-7a26-4182-a25e-ad0d82528500/play_720p.mp4 497 2026-09-19T08:13:14.138Z no https://namaste-fpga.com/courses/systemverilog-projects/trailer https://vz-3fbe80ac-b74.b-cdn.net/e4f13c1d-acd2-431b-985c-5611e9e4367f/thumbnail.jpg SystemVerilog Projects – Course trailer Watch the course trailer for SystemVerilog Projects. Verify RTL blocks and protocols with SystemVerilog projects. https://iframe.mediadelivery.net/embed/661410/e4f13c1d-acd2-431b-985c-5611e9e4367f?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/e4f13c1d-acd2-431b-985c-5611e9e4367f/play_720p.mp4 349 2026-09-19T08:13:21.712Z no https://namaste-fpga.com/courses/uvm-fundamentals/trailer https://vz-3fbe80ac-b74.b-cdn.net/3b817399-e3cc-4ad9-a99f-6aa74aed3cef/thumbnail.jpg UVM Fundamentals – Course trailer Watch the course trailer for UVM Fundamentals. Build reusable RTL verification environments with UVM. https://iframe.mediadelivery.net/embed/661410/3b817399-e3cc-4ad9-a99f-6aa74aed3cef?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/3b817399-e3cc-4ad9-a99f-6aa74aed3cef/play_720p.mp4 559 2026-09-19T08:13:35.437Z no https://namaste-fpga.com/courses/uvm-projects/trailer https://vz-3fbe80ac-b74.b-cdn.net/15c183fe-01ef-4355-aa5e-3ec6d97e388a/thumbnail.jpg UVM Projects – Course trailer Watch the course trailer for UVM Projects. Apply UVM to practical RTL block and protocol verification. https://iframe.mediadelivery.net/embed/661410/15c183fe-01ef-4355-aa5e-3ec6d97e388a?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/15c183fe-01ef-4355-aa5e-3ec6d97e388a/play_720p.mp4 701 2026-09-19T08:13:36.792Z no https://namaste-fpga.com/courses/uvm-ral/trailer https://vz-3fbe80ac-b74.b-cdn.net/b85cd6a6-66fe-4c40-9a13-482fc3903d14/thumbnail.jpg UVM RAL – Course trailer Watch the course trailer for UVM RAL. Verify registers and memories with UVM RAL. https://iframe.mediadelivery.net/embed/661410/b85cd6a6-66fe-4c40-9a13-482fc3903d14?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/b85cd6a6-66fe-4c40-9a13-482fc3903d14/play_720p.mp4 344 2026-09-19T08:13:39.180Z no https://namaste-fpga.com/courses/systemverilog-functional-coverage/trailer https://vz-3fbe80ac-b74.b-cdn.net/d9e9214b-1616-4303-bb49-a4d2622aff08/thumbnail.jpg SystemVerilog Functional Coverage – Course trailer Watch the course trailer for SystemVerilog Functional Coverage. Model and measure functional coverage with SystemVerilog. https://iframe.mediadelivery.net/embed/661410/d9e9214b-1616-4303-bb49-a4d2622aff08?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/d9e9214b-1616-4303-bb49-a4d2622aff08/play_720p.mp4 211 2026-09-19T08:11:42.223Z no https://namaste-fpga.com/courses/systemverilog-assertions/trailer https://vz-3fbe80ac-b74.b-cdn.net/c2c86764-2d25-4289-a938-a95fac16bb2b/thumbnail.jpg SystemVerilog Assertions – Course trailer Watch the course trailer for SystemVerilog Assertions. Write SystemVerilog assertions to verify RTL behavior. https://iframe.mediadelivery.net/embed/661410/c2c86764-2d25-4289-a938-a95fac16bb2b?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/c2c86764-2d25-4289-a938-a95fac16bb2b/play_720p.mp4 300 2026-09-19T08:11:01.679Z no https://namaste-fpga.com/courses/tcl-fundamentals/trailer https://vz-3fbe80ac-b74.b-cdn.net/4a6436bb-95c8-443c-8fdf-d269bb7faf6e/thumbnail.jpg TCL fundamentals – Course trailer Watch the course trailer for TCL fundamentals. Learn Tcl scripting for VLSI and EDA automation. https://iframe.mediadelivery.net/embed/661410/4a6436bb-95c8-443c-8fdf-d269bb7faf6e?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/4a6436bb-95c8-443c-8fdf-d269bb7faf6e/play_720p.mp4 295 2026-09-19T08:13:29.441Z no https://namaste-fpga.com/courses/core-skills-for-different-roles/trailer https://vz-3fbe80ac-b74.b-cdn.net/d1a5f9a6-b175-4de5-ac64-55c9db328c34/thumbnail.jpg Core Skills for different Roles – Course trailer Watch the course trailer for Core Skills for different Roles. Explore essential skills for VLSI design and verification. https://iframe.mediadelivery.net/embed/661410/d1a5f9a6-b175-4de5-ac64-55c9db328c34?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/d1a5f9a6-b175-4de5-ac64-55c9db328c34/play_720p.mp4 429 2026-09-19T08:11:36.086Z no https://namaste-fpga.com/courses/uart-spi-and-i2c-in-verilog/trailer https://vz-3fbe80ac-b74.b-cdn.net/35eb276c-a560-45ab-bb68-c73783a2d020/thumbnail.jpg UART, SPI and I2C in Verilog – Course trailer Watch the course trailer for UART, SPI and I2C in Verilog. Build UART, SPI, and I2C controllers in Verilog. https://iframe.mediadelivery.net/embed/661410/35eb276c-a560-45ab-bb68-c73783a2d020?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/35eb276c-a560-45ab-bb68-c73783a2d020/play_720p.mp4 762 2026-09-19T08:13:28.318Z no https://namaste-fpga.com/courses/amba-apb-in-verilog/trailer https://vz-3fbe80ac-b74.b-cdn.net/f078d7cd-80eb-40bf-a3f4-942c604df337/thumbnail.jpg AMBA APB in Verilog – Course trailer Watch the course trailer for AMBA APB in Verilog. Design AMBA APB masters and slaves in Verilog. https://iframe.mediadelivery.net/embed/661410/f078d7cd-80eb-40bf-a3f4-942c604df337?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/f078d7cd-80eb-40bf-a3f4-942c604df337/play_720p.mp4 243 2026-09-19T08:11:01.859Z no https://namaste-fpga.com/courses/amba-axi-in-verilog/trailer https://vz-3fbe80ac-b74.b-cdn.net/9546aece-97db-4029-af96-72e5cc16f808/thumbnail.jpg AMBA AXI in Verilog – Course trailer Watch the course trailer for AMBA AXI in Verilog. Design AXI4, AXI4-Lite, and AXI4-Stream RTL in Verilog. https://iframe.mediadelivery.net/embed/661410/9546aece-97db-4029-af96-72e5cc16f808?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/9546aece-97db-4029-af96-72e5cc16f808/play_720p.mp4 439 2026-09-19T08:11:18.998Z no https://namaste-fpga.com/courses/clock-domain-crossing-cdc-essentials-with-vivado-2024/trailer https://vz-3fbe80ac-b74.b-cdn.net/6101f2ab-3d20-4c11-90a4-71fb7484b91b/thumbnail.jpg Clock Domain Crossing(CDC) essentials with Vivado 2024 – Course trailer Watch the course trailer for Clock Domain Crossing(CDC) essentials with Vivado 2024. Analyze clock domain crossings and synchronizers in Vivado. https://iframe.mediadelivery.net/embed/661410/6101f2ab-3d20-4c11-90a4-71fb7484b91b?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/6101f2ab-3d20-4c11-90a4-71fb7484b91b/play_720p.mp4 162 2026-09-19T08:11:09.343Z no https://namaste-fpga.com/courses/legacy-pci-expansion-bus-architecture/trailer https://vz-3fbe80ac-b74.b-cdn.net/dce12ca9-1114-4817-b56d-ce4786b08ce7/thumbnail.jpg Legacy PCI Expansion bus architecture – Course trailer Watch the course trailer for Legacy PCI Expansion bus architecture. Learn PCI bus architecture and design PCI logic in Verilog. https://iframe.mediadelivery.net/embed/661410/dce12ca9-1114-4817-b56d-ce4786b08ce7?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/dce12ca9-1114-4817-b56d-ce4786b08ce7/play_720p.mp4 198 2026-09-19T08:11:48.048Z no https://namaste-fpga.com/courses/pci-express-pcie-physical-layer-foundation/trailer https://vz-3fbe80ac-b74.b-cdn.net/ecf5d740-0b32-4fda-b543-408b7bfc9c9d/thumbnail.jpg PCI Express (PCIe) Physical Layer Foundation – Course trailer Watch the course trailer for PCI Express (PCIe) Physical Layer Foundation. Understand PCIe physical layers, LTSSM, and link training. https://iframe.mediadelivery.net/embed/661410/ecf5d740-0b32-4fda-b543-408b7bfc9c9d?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/ecf5d740-0b32-4fda-b543-408b7bfc9c9d/play_720p.mp4 167 2026-09-19T08:11:51.440Z no https://namaste-fpga.com/courses/git-for-fpga-engineer/trailer https://vz-3fbe80ac-b74.b-cdn.net/25442c94-22cc-451a-82fe-98ee332f6d1e/thumbnail.jpg GIT for FPGA Engineer – Course trailer Watch the course trailer for GIT for FPGA Engineer. Manage RTL projects with Git, GitHub, and CI workflows. https://iframe.mediadelivery.net/embed/661410/25442c94-22cc-451a-82fe-98ee332f6d1e?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/25442c94-22cc-451a-82fe-98ee332f6d1e/play_720p.mp4 218 2026-09-19T08:11:43.718Z no https://namaste-fpga.com/courses/cocotb-2-0-for-rtl-verification/trailer https://vz-3fbe80ac-b74.b-cdn.net/b3a67418-8bc5-4645-b245-e6a14838b272/thumbnail.jpg COCOTB 2.0 for RTL Verification – Course trailer Watch the course trailer for COCOTB 2.0 for RTL Verification. Build Python RTL testbenches with modern cocotb 2.0. https://iframe.mediadelivery.net/embed/661410/b3a67418-8bc5-4645-b245-e6a14838b272?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/b3a67418-8bc5-4645-b245-e6a14838b272/play_720p.mp4 247 2026-09-19T08:11:37.310Z no https://namaste-fpga.com/courses/prompt-engineering-for-rtl-verification-engineers/trailer https://vz-3fbe80ac-b74.b-cdn.net/5105684f-76dd-4ab1-86b2-828459b813fa/thumbnail.jpg Prompt Engineering for RTL Verification Engineers – Course trailer Watch the course trailer for Prompt Engineering for RTL Verification Engineers. Use structured AI prompts for RTL verification workflows. https://iframe.mediadelivery.net/embed/661410/5105684f-76dd-4ab1-86b2-828459b813fa?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/5105684f-76dd-4ab1-86b2-828459b813fa/play_720p.mp4 532 2026-09-19T08:12:03.043Z no https://namaste-fpga.com/courses/functional-and-timing-gls-with-vivado/trailer https://vz-3fbe80ac-b74.b-cdn.net/914d5ef8-cae6-403d-ad29-fb98ed37cf38/thumbnail.jpg Functional & Timing GLS with Vivado – Course trailer Watch the course trailer for Functional & Timing GLS with Vivado. Verify netlists with functional and timing GLS in Vivado. https://iframe.mediadelivery.net/embed/661410/914d5ef8-cae6-403d-ad29-fb98ed37cf38?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/914d5ef8-cae6-403d-ad29-fb98ed37cf38/play_720p.mp4 290 2026-09-19T08:11:47.248Z no https://namaste-fpga.com/courses/vivado-automation-with-tcl/trailer https://vz-3fbe80ac-b74.b-cdn.net/6fccc2eb-2be4-49c2-bb88-f1842b17834e/thumbnail.jpg Vivado Automation with TCL – Course trailer Watch the course trailer for Vivado Automation with TCL. Automate Vivado projects, simulations, and FPGA builds. https://iframe.mediadelivery.net/embed/661410/6fccc2eb-2be4-49c2-bb88-f1842b17834e?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/6fccc2eb-2be4-49c2-bb88-f1842b17834e/play_720p.mp4 259 2026-09-19T08:13:40.895Z no https://namaste-fpga.com/courses/pcie-pipe/trailer https://vz-3fbe80ac-b74.b-cdn.net/6b40e0eb-7ccc-4a63-902b-3e52f8012452/thumbnail.jpg PCIe PIPE – Course trailer Watch the course trailer for PCIe PIPE. Learn PCIe Gen1/Gen2 PIPE interface in Verilog. https://iframe.mediadelivery.net/embed/661410/6b40e0eb-7ccc-4a63-902b-3e52f8012452?autoplay=false https://vz-3fbe80ac-b74.b-cdn.net/6b40e0eb-7ccc-4a63-902b-3e52f8012452/play_720p.mp4 717 2026-09-27T16:17:25.183Z no