
38 courses across 6 learning paths.



Automate Vivado projects, simulations, and FPGA builds.

Verify netlists with functional and timing GLS in Vivado.

Use structured AI prompts for RTL verification workflows.


Manage RTL projects with Git, GitHub, and CI workflows.

Understand PCIe physical layers, LTSSM, and link training.

Learn PCI bus architecture and design PCI logic in Verilog.

Analyze clock domain crossings and synchronizers in Vivado.


Measure RTL code coverage and close gaps in Vivado.

Build and verify an SDRAM controller in Verilog.

Analyze setup, hold, and timing constraints in Vivado.

Build Verilog RTL skills through 50 practical design topics.

Improve Verilog RTL quality with practical linting rules.

Build a custom Verilog processor with the VSIP architecture.

Practice SystemVerilog coding for verification interviews.

Learn Tcl scripting for VLSI and EDA automation.

Test AXI-Lite concepts and prepare for interviews.

Design AXI4, AXI4-Lite, and AXI4-Stream RTL in Verilog.

Test SystemVerilog concepts for verification interviews.


Design AMBA APB masters and slaves in Verilog.

Build UART, SPI, and I2C controllers in Verilog.

Learn Python fundamentals for VLSI and RTL verification.

Verify RTL with legacy cocotb 1.x Python testbenches.

Build reusable RTL verification components with Python OOP.

Verify RTL with reusable Python OOP testbench projects.

Build SystemVerilog skills for layered RTL testbenches.

Verify RTL blocks and protocols with SystemVerilog projects.

Build reusable RTL verification environments with UVM.

Apply UVM to practical RTL block and protocol verification.


Model and measure functional coverage with SystemVerilog.

Write SystemVerilog assertions to verify RTL behavior.

Build an ATS-friendly resume for VLSI engineering roles.

Explore essential skills for VLSI design and verification.